

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
2 October 2003 (02.10.2003)

PCT

(10) International Publication Number
WO 03/081687 A2

(51) International Patent Classification⁷: **H01L 51/00**

(21) International Application Number: PCT/US03/07269

(22) International Filing Date: 19 February 2003 (19.02.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/102,365 20 March 2002 (20.03.2002) US

(71) Applicant (for all designated States except US): **INTERNATIONAL BUSINESS MACHINES CORPORATION** [US/US]; New Orchard Road, Armonk, NJ 10504 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **APPENZELLER, Joerg** [DE/US]; 55 Entrance, Way, Valhalla, NY 10595 (US). **AVOURIS, Phaedon** [US/US]; 1673 Morningview Drive, Yorktown Heights, NY 10598 (US). **CHAN, Kevin, K.** [US/US]; 41 Slayton Avenue, Staten Island, NY 10314.

(US). **COLLINS, Philip, G.** [US/US]; 25 Twain Street, Irvine, CA 92612 (US). **MARTEL, Richard** [CA/US]; 329 Depew Street, Peekskill, NY 10566 (US). **WONG, Hon-Sum Philip** [US/US]; 15 Valley View Road, Chappaqua, NY 10514 (US).


(74) Agents: **WALLACE, Nathaniel, T.** et al.; F. CHAU & Associates, LLP, Suite 501, 1900 Hempstead Turnpike, East Meadow, NY 11554 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SELF-ALIGNED NANOTUBE FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATING SAME



(57) Abstract: A self-aligned carbon-nanotube field effect transistor semiconductor device comprises a carbon-nanotube [104] deposited on a substrate [102], a source and a drain [106-107] formed at a first end and a second end of the carbon-nanotube [104], respectively, and a gate [112] formed substantially over a portion of the carbon-nanotube [104], separated from the carbon-nanotube by a dielectric film [111].

WO 03/081687 A2

BEST AVAILABLE COPY



Published:

— without international search report and to be republished
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

SELF-ALIGNED NANOTUBE FIELD EFFECT TRANSISTOR AND
METHOD OF FABRICATING SAME

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to field effect transistors, and more particularly, to carbon-nanotube field effect transistors.

2. Discussion of the Related Art

10 In the field of molecular nanoelectronics, few materials show as much promise as nanotubes, and in particular carbon nanotubes, which comprise hollow cylinders of graphite, angstroms in diameter. Nanotubes can be implemented in electronic devices such as diodes and transistors, depending on the nanotube's electrical characteristics. Nanotubes are
15 unique for their size, shape, and physical properties. Structurally a carbon-nanotube resembles a hexagonal lattice of carbon rolled into a cylinder.

 Besides exhibiting intriguing quantum behaviors at low temperature, carbon nanotubes exhibit at least two important
20 characteristics: a nanotube can be either metallic or semiconductor depending on its chirality (i.e., conformational geometry). Metallic nanotubes can carry extremely large current densities with constant resistivity. Semiconducting nanotubes can be electrically switched on and off as
25 field-effect transistors (FETs). The two types may be covalently joined (sharing electrons). These characteristics

point to nanotubes as excellent materials for making nanometer-sized semiconductor circuits.

In addition, carbon nanotubes are one-dimensional electrical conductors, meaning that only one-dimensional quantum mechanical mode carries the current. This can be a significant advantage with respect to the device performance of a carbon-nanotube based transistor since scattering in the material is significantly suppressed. Less scattering means a better performance of the device.

For a three terminal device, such as an FET, a gate (the third terminal) needs to be isolated from the electrically active channel region as well as a source and a drain. For this purpose a dielectric material, e.g., silicon dioxide can be used. To improve device characteristics in silicon devices, the thickness of this layer can be reduced. This reduction increases the gate capacitance and improves the gate-to-channel coupling. For standard silicon field-effect devices the gate capacitance scales inversely proportional to the dielectric film thickness. For currently manufactured high-performance processors, the SiO_2 thickness is less than 4nm. Significantly, further reduction can be difficult to achieve since gate leakage through the dielectric film increases exponentially for an oxide thickness below 4nm.

However, the gate capacitance for a carbon-nanotube transistor does not scale inversely proportional with the dielectric film thickness. Instead, carbon-nanotubes follow a logarithmic scaling law. In comparison with a standard silicon

field-effect transistor, the gate capacitance for a carbon-nanotube transistor can be larger because of the cylindrical geometry of these objects.

No known system or method has implemented a nanotube to achieve performance and smaller size in an FET. Therefore, a need exists for a system and method of preparing nanotube based FETs.

SUMMARY OF THE INVENTION

According to an embodiment of the present invention, a self-aligned carbon-nanotube field effect transistor semiconductor device is provided. The device comprises a carbon-nanotube deposited on a substrate, a source and a drain formed at a first end and a second end of the carbon-nanotube, respectively, and a gate formed substantially over a portion of the carbon-nanotube, separated from the carbon-nanotube by a dielectric film.

The substrate comprises a thermal oxide deposited over a silicon substrate. The thermal oxide is about 150 nanometers thick.

The gate is further separated from the carbon-nanotube by an oxide layer. A portion of the gate is separated from the source and the drain by a nitride spacer.

The device further comprises a passivation dielectric layer over the device.

The device comprises an alignment mark in the substrate to which the source and the drain are aligned.

The gate wraps around the dielectric film and the carbon-nanotube to contact a back side of the carbon-nanotube.

According to an embodiment of the present invention, a carbon-nanotube field effect transistor semiconductor device
5 is provided. The device comprises a vertical carbon-nanotube wrapped in a dielectric material, a source and a drain formed on a first side and a second side of the carbon-nanotube, respectively, a bilayer nitride complex through which a band strap of each of the source and the drain is formed connecting
10 the carbon-nanotube wrapped in the dielectric material to the source and the drain, and a gate formed substantially over a portion of the carbon-nanotube.

The device comprises a metal catalyst at a base of the carbon-nanotube.

15 According to one embodiment of the present invention, a method is provided for forming a self-aligned carbon-nanotube field effect transistor semiconductor device. The method comprises depositing a nanotube on a thermal oxide substrate, wherein the substrate includes an alignment mark, forming a
20 metal contact at each end of the nanotube, wherein a first metal contact is a source and a second metal contact is a drain, and depositing an amorphous silicon layer over the device. The method further comprises forming nitride spacers on opposing sides of each metal contact, depositing a high k
25 dielectric film over the device, oxidizing the amorphous silicon, and forming a gate substantially between the source and the drain, and over the nanotube.

The method comprises depositing a passivation dielectric over the device.

The nanotube is a single-walled nanotube. The metal contacts are formed using a photoresist.

5 According to an embodiment of the present invention, a method is provided for forming a self-aligned carbon-nanotube field effect transistor semiconductor device. The method comprises depositing a nanotube on a thermal oxide substrate, wherein the substrate includes an alignment mark, forming a
10 metal contact by reactive ion etch at each end of the nanotube, wherein a first metal contact is a source and a second metal contact is a drain, and forming nitride spacers on opposing sides of each metal contact. The method further comprises depositing a high k dielectric film over the device,
15 and forming a gate substantially between the source and the drain and over the nanotube.

The method comprises depositing a passivation dielectric over the device.

 According to an embodiment of the present invention, a
20 method is provided for forming a self-aligned carbon-nanotube field effect transistor semiconductor device. The method comprises depositing a nanotube on a thermal oxide substrate, wherein the substrate includes an alignment mark, and forming an amorphous silicon pillar over each end of the nanotube. The
25 method further comprises isolating the amorphous silicon pillars with a layer of oxide, forming a gate dielectric layer between amorphous silicon pillars, and forming a gate

substantially between the amorphous silicon pillars and over the nanotube. The method comprises forming a nitride layer over the gate, forming oxide spacers on each side of the gate, replacing the amorphous silicon with metal contacts, wherein a
5 first metal contact is a source and a second metal contact is a drain, and depositing a passivation dielectric over the device.

According to another embodiment of the present invention, a method is provided for forming a self-aligned
10 carbon-nanotube field effect transistor semiconductor device. The method comprises depositing a metal catalyst on a thermal oxide substrate, depositing a low temperature oxide layer over the device, etching a trench through the oxide, the metal catalyst and into a thermal oxide underlying the metal
15 catalyst, and etching the low temperature oxide layer to form oxide islands. The method further comprises stripping exposed metal catalyst, growing a nanotube between metal catalyst beneath the oxide islands, and wrapping the nanotube in a gate dielectric. The method comprises forming nitride spacers on
20 the opposing surfaces of the oxide islands, forming a gate substantially between the oxide islands by chemical vapor deposition and over the nanotube, and depositing a passivation dielectric over the device.

According to an embodiment of the present invention, a
25 method is provided for forming a self-aligned carbon-nanotube field effect transistor semiconductor device. The method comprises growing a nanotube vertically from a metal catalyst

forming on a surface of the semiconductor device, forming a nitride block structure, and wrapping the nanotube in a gate dielectric. The method comprises depositing a gate metal separated from the metal catalyst by the dielectric layer, depositing a nitride layer, and forming gate metal pillars capped with the nitride layer. The method forms nitride spacers around the pillars, deposits a drain metal substantially between the pillars separated from the gate metal by the dielectric layer, and deposits a passivation dielectric over the device.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the present invention will be described below in more detail, with reference to the accompanying drawings:

15 Figs. 1a-i illustrate a source/drain first carbon-nanotube field effect transistor according to an embodiment of the present invention;

Figs. 2a-b illustrate another source/drain first carbon-nanotube field effect transistor according to an embodiment of the present invention;

20 Figs. 3a-g illustrate a gate first carbon-nanotube field effect transistor according to an embodiment of the present invention;

Figs. 4a-d illustrate a carbon-nanotube field effect transistor comprising a nanotube grown in place according to an embodiment of the present invention;

Figs. 5a-n illustrate a carbon-nanotube field effect transistor comprising a nanotube grown in place vertically according to an embodiment of the present invention; and

Figs. 6a-b illustrate directed assembly of nanotubes
5 according to an embodiment of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

According to an embodiment of the present invention, a gate, a source and a drain of a field effect transistor (FET) are self-aligned, thereby reducing overlap capacitances.

10 According to an embodiment of the present invention, a carbon-nanotube FET can be fabricated using a pattern transfer by lift-off etch, wherein the source and the drain are formed before the gate. Referring to Figs. 1a-i, an alignment mark
101 is formed in a thermal oxide 102 and silicon substrate
15 103. The alignment mark 101 is a high precision feature that can be used as a reference when positioning patterns. The thermal oxide 102 is deposited over the silicon 103. The silicon can be, for example, P+ doped ($0.01\Omega\text{-cm}$, about $3 \times 10^{18}\text{cm}^{-3}$). A nanotube 104 can be deposited on the thermal
20 oxide 102 and a photoresist 105 can be positioned by photolithography. The nanotube can be deposited in the form of a slurry, where nanotube deposition is random. The nanotube can be deposited by directed assembly, as described below. The photoresist exposes the ends of the nanotube. Metal contacts
25 106-107 are formed in the trenches that expose the nanotube ends. The metal can be, for example, Cobalt (Co), Nickel (Ni),

Tungsten (W), or Titanium (Ti). The metal can be deposited over the device, filling the trenches exposing the ends of the nanotube 104. The photoresist 105 can be stripped. The metal deposited in the trenches form source/drain contacts 106-107.

- 5 An amorphous Silicon (a-Si) 108 can be deposited over the device. A Nitride layer 109 can be deposited over the a-Si layer. The Nitride can be etched to form spacers, e.g., 110 on the sides of the metal contacts 106-107. The amorphous silicon 108 can be selectively removed or wet chemically oxidized. A
- 10 gate dielectric film 111 can be deposited over the device. Here as in the following methods, the dielectric can be silicon dioxide as well as any other high-k dielectric material, for example, HfO_2 . A gate 112 can be formed substantially between the metal contacts 106-107 forming the
- 15 source and drain, for example by CVD and etching. A passivation dielectric layer 113 is deposited over the device. The source, drain and gate 112 are self-aligned to the alignment mark 101.

- Alternatively, the source/drain can be formed before the
- 20 gate with a reactive ion etch (RIE). Referring to Figs. 2a-b, a method forms the source/drain, 106-107, first using RIE to define the source/drain metal. The RIE needs to be isolated from the carbon-nanotube 104. A nitride layer 201 can be deposited over the device and etched from the areas
- 25 surrounding the metal contact. Nitride spacers, e.g., 202, can be formed on the sides of the metal contacts. A gate dielectric 203 is deposited over the device. The gate metal

204 is formed substantially between the source and the drain, 106-107. A passivation dielectric 205 can be deposited over the device. The thermal oxide can be approximately 150nm thick.

5 According to another embodiment of the present invention, the gate can be formed before the source/drain. Amorphous silicon 301 can be deposited over the ends of the nanotube 104. The a-Si can be covered with an oxide layer 302. A gate dielectric 303 can be deposited between the a-Si, e.g., 301. A
10 gate 304 can be formed substantially between the a-Si pillars, e.g., 301. A nitride layer 305 can be formed over the gate metal 304. Oxide spacers, e.g., 306 can be formed on the ends of the gate metal 304. The exposed corners of the a-Si/oxide can be stripped, exposing the a-Si. The remaining a-Si
15 surrounding the gate metal can be removed by RIE. Metal contacts 307-308 can be deposited in the area previously occupied by the a-Si. The metal contacts 307-308 are connected to the nanotube 104 that runs beneath the gate dielectric 303 and gate metal 304. The metal contacts 307-308 form the source
20 and the drain of the device. The metal contacts 307-308 can be aligned to the alignment mark 101 deposited in the thermal oxide 102 and silicon 103 substrate. A passivation dielectric 309 can be deposited over the device.

 According to an embodiment of the present invention, a
25 carbon-nanotube FET can be grown in place. The source/drain can be formed before the gate. An amorphous silicon layer 401 is deposited over the thermal oxide layer 102. A low

temperature oxide (LTO) layer 402 can be deposited over the metal catalyst. A trench can be etched from the oxide 402, amorphous silicon 401 and thermal oxide 102. The amorphous silicon 401 can be partially under cut from below the oxide 402. A metal catalyst 401B, for example, Fe, Co, Ni or Fe/Mo can be self-assembled on the edges of the undercut amorphous silicon film 401. The carbon-nanotube 403 can be grown between the remaining portions of the metal catalyst 401B, wherein a portion of the nanotube is suspended over the thermal oxide 102. A gate dielectric film 404 can be deposited by chemical vapor deposition (CVD), wrapping the nanotube 403. Thus, the nanotube 403 can be completely covered with the gate dielectric, e.g., SiO_2 . Spacers, e.g., 405, can be formed on the sides of the oxide, e.g., 402. A gate 406 can be formed substantially between the oxide, e.g., 402. If the etch in the thermal oxide 102 is sufficiently deep, the gate metal 406 can surround the whole nanotube 403 and the dielectric film 404 stack. For this purpose the gate metal can be deposited by means of chemical vapor deposition to cover the back side of the nanotube/dielectric film stack. The wrapped around configuration offers a good gate-to-nanotube coupling. A passivation dielectric 406 can be deposited over the surface of the device.

According to another embodiment of the present invention, a carbon-nanotube can be grown in place vertically. The nanotube can be grown vertically from, for example, a metal source at the base or a metal particle catalyst. Referring to

Fig. 5a-n, a metal catalyst 501 can be formed on the silicon substrate 502. A first layer of Nitride 503 can be deposited over the device. An oxide layer 504 can be deposited over the first layer of Nitride 503. A second layer of Nitride 505 can be deposited over the oxide 504. A photoresist, e.g., 506, can be formed on the device by photolithography, wherein the metal catalyst 501 is exposed. A plurality of second metal catalysts, e.g., 507, are deposited over the device. The photoresist, e.g., 506, can be stripped, such that the second catalyst, e.g., 507, formed on the first metal catalyst 501 remain. From each second metal catalyst, e.g., 507, a nanotube, e.g., 508, can be grown vertically. Thus, two-dimensional and three-dimensional arrays of nanotubes can be formed.

Vertical growth of the nanotubes occurs when the metal particle catalyst is placed in a pore aligned vertically to the substrate. In this case, the space for the growth is confined and forces the growth of the tube to follow the vertical direction. In principle, vertical pores such as in Fig. 5b can be made using the resists and pattern transfer.

An amorphous Silicon layer 509 can be deposited over the device. The device can be planarized down to the second Nitride layer 505. A portion of the Nitride-Oxide-Nitride layering, 503-505, can be removed from the device. A pillar surrounding the nanotubes, e.g., 508, and metal catalyst, 501 and 507, remains. A sacrificial layer 510 can be formed over the Nitride layer 505 the nanotubes 508 and the a-Si 509. The

contact layer can be, for example, titanium or tungsten. The oxide layer 504 can be removed from between the layers of Nitride, 503 and 505. The a-Si 509 can be etched simultaneously with the oxide layer 504 from around the nanotubes, e.g., 508. Alternatively, the a-Si 509 can be removed after the oxide layer 504 has been removed. A gate dielectric, e.g., 511, can be formed around the nanotubes, e.g., 508, over the metal catalyst 501 and under the sacrificial layer 510. Alternatively, for a two-dimensional array of nanotubes, the gate dielectric 511 can be deposited between the nanotubes. The sacrificial layer 510 can be removed, for example, by an etch. The gate metal 512 can be deposited over the surface of the device. A third Nitride layer 513 can be deposited over the gate metal 512. Portions of the gate metal 512 and the third nitride layer 513 can be removed. Pillars of gate metal and nitride spacers, e.g., 512 and 513, remain around the metal catalyst-nanotube structure. Nitride spacers, e.g., 514, are formed around each pillar. A drain 515 can be formed over the metal catalyst-nanotube structure, forming a FET. The passivation dielectric 516 can be deposited between FETs.

It should be noted that the exact mechanics of nanotube growth from a metal catalyst are not known. However, the process of growing a single-walled nanotube from a metal catalyst, for example, Cobalt (Co) over alumina-supported Molybdenum (Mo) particles, can be implemented in a number of ways.

According to an embodiment of the present invention, nanotubes can be put in place by a method of directed assembly rather than deposited or grown as described above. Directed assembly can be used for horizontal and vertical deposition of a nanotube using selective deposition driven by a chemical or a physical process. The selective deposition can include forming an adhesion layer or chemical groups acting as receptors to favor a desired deposition of tubes in a given position. Figs. 6a and 6b show methods for horizontal and vertical directed assembly, respectively. A nanotube 601 can be prepared comprising predetermined chemical groups 602, for example, a DNA strand or a thiol group, at each end. The nanotube 601 can be brought into the proximity of a substrate 603 comprising receptors 604, for example, where DNA is implemented, a complementary DNA strand can be used. Where a thiol group is used, gold particles or a contact shape comprising gold, can be designed to bond with the chemical groups 602 of the nanotube 601. The nanotube 601 can thus be placed on the substrate 603 according to directed assembly.

For improved performance high-K dielectric films, those having a high dielectric constant, can be used as gate insulators. The capacitance of a carbon-nanotube FET does not significantly change as a function of the thickness of the dielectric film, thus, it can be difficult to achieve the desired capacitance, even with thin gate dielectric films. Aluminum oxide Al_2O_3 ($k = 9$) as well as Hafnium oxide (HfO_2) ($k = 20$) are promising candidates in this context. CVD-aluminum

can be oxidized to generate a high-K gate dielectric or CVD- Al_2O_3 (HfO_2 can be deposited directly. Compared with SiO_2 , these materials increase the gate capacitance by a factor of up to five, and can have a larger impact on the device performance than reducing the dielectric film thickness. Since
5 nanotubes are pFETs in an air environment and become nFETs in vacuum and inert gases like Argon (Ar) after annealing, the device can be annealed before the deposition of the dielectric film is added. This converts the tubes into nFETs. Capping
10 them in situ with the dielectric also prevents tubes from becoming pFETs again. For a complementary technology the dielectric film on FETs, which should be turned into pFETs, can be locally removed - also allowing the FETs to be doped. A CVD deposition at low temperature coats these devices again
15 (without an extra annealing step before).

Since all structures (pFETs and nFETs) are covered with oxide (or any other suitable dielectric film) no short is generated when the gate electrode is fabricated. CVD can be used for the deposition of the gate. Using chemical vapor
20 deposition for fabrication schemes as described in Figs. 4 and 5 can ensure that nanotubes that are already wrapped in a dielectric film become completely surrounded by the metal gate. This can be important for good gate-to-nanotube coupling. The gate metal can be patterned and removed where
25 desired. Source and drain electrodes can be opened for electrical access.

Having described preferred embodiments for carbon-nanotube FETs and methods of making same, it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is
5 therefore to be understood that changes may be made in the particular embodiments of the invention disclosed which are within the scope and spirit of the invention as defined by the appended claims. Having thus described the invention with the details and particularity required by the patent laws, what is
10 claimed and desired protected by Letters Patent is set forth in the appended claims.

CLAIMS

What is claimed is:

1. A self-aligned carbon-nanotube field effect transistor semiconductor device comprising:
 - 5 a carbon-nanotube deposited on a substrate;
 - a source formed at a first end of the carbon-nanotube;
 - a drain formed at a second end of the carbon-nanotube;
 - and
 - a gate formed substantially over a portion of the
 - 10 carbon-nanotube, separated from the carbon-nanotube by a dielectric film.
2. The self-aligned carbon-nanotube field effect transistor semiconductor device of claim 1, wherein the substrate comprises a thermal oxide deposited over a silicon substrate.
- 15 3. The self-aligned carbon-nanotube field effect transistor semiconductor device of claim 2, wherein the thermal oxide is about 150 nanometers thick.
4. The self-aligned carbon-nanotube field effect transistor semiconductor device of claim 1, wherein a portion of the gate
- 20 is further separated from the carbon-nanotube by an oxide layer.

5. The self-aligned carbon-nanotube field effect transistor semiconductor device of claim 1, wherein the gate is separated from the source and the drain by a nitride spacer.

6. The self-aligned carbon-nanotube field effect transistor semiconductor device of claim 1, further comprising a
5 passivation dielectric layer over the device.

7. The self-aligned carbon-nanotube field effect transistor semiconductor device of claim 1, further comprising an alignment mark in the substrate to which the source and the
10 drain are aligned.

8. The self-aligned carbon-nanotube field effect transistor semiconductor device of claim 1, wherein the gate wraps around the dielectric film and the carbon-nanotube to contact a back side of the carbon-nanotube.

15 9. A carbon-nanotube field effect transistor semiconductor device comprising:

a vertical carbon-nanotube wrapped in a dielectric material;

a source formed at a first side of the carbon-nanotube;
20 a drain formed at a second side of the carbon-nanotube;

a bilayer nitride complex through which a band strap of each of the source and the drain is formed connecting the carbon-nanotube wrapped in the dielectric material to the source and the drain; and

a gate formed substantially over a portion of the carbon-nanotube.

10. The carbon-nanotube field effect transistor semiconductor device of the 9, further comprising a metal catalyst at a base
5 of the carbon-nanotube.

11. A method for forming a self-aligned carbon-nanotube field effect transistor semiconductor device comprising the steps of:

depositing a nanotube on a thermal oxide substrate,
10 wherein the substrate includes an alignment mark;
forming a metal contact at each end of the nanotube,
wherein a first metal contact is a source and a second metal contact is a drain;
depositing an amorphous silicon layer over the device;
15 forming nitride spacers on opposing sides of each metal contact;
depositing a high k dielectric film over the device;
oxidizing the amorphous silicon; and
forming a gate substantially between the source and the
20 drain, and over the nanotube.

12. The method of claim 11, further comprising the step of depositing a passivation dielectric over the device.

13. The method of claim 11, wherein the nanotube is a single-walled nanotube.

14. The method of claim 11, wherein the metal contacts are formed using a photoresist.

5 15. A method for forming a self-aligned carbon-nanotube field effect transistor semiconductor device comprising the steps of:

depositing a nanotube on a thermal oxide substrate,
wherein the substrate includes an alignment mark;

10 forming a metal contact by reactive ion etch at each end of the nanotube, wherein a first metal contact is a source and a second metal contact is a drain;

forming nitride spacers on opposing sides of each metal contact;

15 depositing a high k dielectric film over the device; and
forming a gate substantially between the source and the drain and over the nanotube.

16. The method of claim 15, further comprising the step of depositing a passivation dielectric over the device.

20 17. A method for forming a self-aligned carbon-nanotube field effect transistor semiconductor device comprising the steps of:

depositing a nanotube on a thermal oxide substrate,
wherein the substrate includes an alignment mark;
forming an amorphous silicon pillar over each end of the
nanotube;
5 isolating the amorphous silicon pillars with a layer of
oxide;
forming a gate dielectric layer between amorphous silicon
pillars;
forming a gate substantially between the amorphous
10 silicon pillars and over the nanotube;
forming a nitride layer over the gate;
forming oxide spacers on each side of the gate;
replacing the amorphous silicon with metal contacts,
wherein a first metal contact is a source and a second metal
15 contact is a drain; and
depositing a passivation dielectric over the device.

18. A method for forming a self-aligned carbon-nanotube field
effect transistor semiconductor device comprising the steps
of:
20 depositing a metal catalyst on a thermal oxide substrate;
depositing a low temperature oxide layer over the device;
etching a trench through the oxide, the metal catalyst
and into a thermal oxide underlying the metal catalyst;
etching the low temperature oxide layer to form oxide
25 islands;
stripping exposed metal catalyst;

growing a nanotube between metal catalyst beneath the
oxide islands;

wrapping the nanotube in a gate dielectric;

forming nitride spacers on the opposing surfaces of the
5 oxide islands;

forming a gate substantially between the oxide islands by
chemical vapor deposition and over the nanotube; and

depositing a passivation dielectric over the device.

19. A method for forming a self-aligned carbon-nanotube field
10 effect transistor semiconductor device comprising the steps
of:

growing a nanotube vertically from a metal catalyst
forming on a surface of the semiconductor device;

forming a nitride block structure;

15 wrapping the nanotube in a gate dielectric;

depositing a gate metal, separated from the metal
catalyst by the gate dielectric;

depositing a nitride layer;

forming gate metal pillars capped with the nitride layer;

20 forming nitride spacers around the pillars;

depositing a drain metal substantially between the
pillars, separated from the gate metal by the dielectric
layer; and

depositing a passivation dielectric over the device.

1/37
Appenzeller et al.
YOR9-2001-0563US1 (MU) (8728-541)




FIG. 1a

2/37
YOR9-2001-0563US1 (8728-541)




FIG. 1b

3/37
YOR9-2001-0563US1 (8728-541)




FIG. 1C

4/37
YOR9-2001-0563US1 (8728-541)





FIG. 1d

5/37
YOR9-2001-0563US1 (8728-541)



6/37
YOR9-2001-0563US1 (8728-541)




FIG. 1f

7/37
YOR9-2001-0563US1 (8728-541)




FIG. 1g

8/37
YOR9-2001-0563US1 (8728-541)




FIG. 1h

9/37
YOR9-2001-0563US1 (8728-541)




FIG. 1i

10/37
YOR9-2001-0563US1 (8728-541)




FIG. 2a

11/37
YOR9-2001-0563US1 (8728-541)




FIG. 2b

12/37
YOR9-2001-0563US1 (8728-541)




FIG. 3a

13/37
YOR9-2001-0563US1 (8728-541)




FIG. 3b

14/37
YOR9-2001-0563US1 (8728-541)




FIG. 3C

15/37
YOR9-2001-0563US1 (8728-541)




FIG. 3d

16/37
YOR9-2001-0563US1 (8728-541)




FIG. 3e

17/37
YOR9-2001-0563US1 (8728-541)




FIG. 3f

18/37
YOR9-2001-0563US1 (8728-541)




FIG. 3g

19/37
YOR9-2001-0563US1 (8728-541)




FIG. 4a

20/37
YOR9-2001-0563US1 (8728-541)




FIG. 4b

21/37
YOR9-2001-0563US1 (8728-541)





FIG. 4C

22/37
YOR9-2001-0563US1 (8728-541)



23/37
YOR9-2001-0563US1 (8728-541)





FIG. 5a

24/37
YOR9-2001-0563US1 (8728-541)



25/37
YOR9-2001-0563US1 (8728-541)




FIG. 5c

26/37
YOR9-2001-0563US1 (8728-541)






FIG. 5d

27/37
YOR9-2001-0563US1 (8728-541)



28/37
YOR9-2001-0563US1 (8728-541)



29/37
YOR9-2001-0563US1 (8728-541)




FIG. 5g

30/37
YOR9-2001-0563US1 (8728-541)





FIG. 5h

31/37
YOR9-2001-0563US1 (8728-541)



32/37
YOR9-2001-0563US1 (8728-541)




FIG. 5j




FIG. 5k




FIG. 51

35/37
YOR9-2001-0563US1 (8728-541)




FIG. 5m

36/37
YOR9-2001-0563US1 (8728-541)




FIG. 5n

37/37
YOR9-2001-0563US1 (8728-541)




FIG. 6a




FIG. 6b

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☒ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.